Abstract-This paper suggests the use of a prefilter before baud-rate timing recovery [1]. It is shown that the timing phase of the baud-rate timing synchronizer can be set to a desirable timing phase, at which point a digital equalizer performs best, by proper prefiltering. The procedure for the optimal design of such a prefilter is developed under the assumption that the channel impulse response and desirable timing phase for equalization are known. Application of the proposed scheme to the gigabit Ethernet system demonstrated that prefiltering can improve receiver performance.
I. INTRODUCTION
A LTHOUGH the performance of digital equalization, which compensates for the channel after sampling the received signal, is influenced by a sampling timing phase [2] , such equalization has been mostly ignored in developing the baud-rate timing recovery scheme in [1] . Accordingly, to improve receiver performance, it is desirable to employ a baud-rate timing recovery method whose timing phase is set to an optimal phase, at which point the digital equalizer performs best and the timing jitter is minimized. The goal of this paper is therefore to develop such a timing synchronization technique.
The proposed method suggests the use of a prefilter before timing recovery. 1 In particular, it will be shown that the baud-rate timing recovery in [1] has the desirable properties for equalization, if a proper prefilter is employed. A procedure for the optimal design of a prefilter is developed under the assumption that the channel impulse response is known. Application of the proposed scheme to the gigabit Ethernet system (1000BASE-T) [3] demonstrated that prefiltering can improve receiver performance.
II. SYSTEM DESCRIPTION

A. Description of Clock Synchronizer
The baseband system model considered in this paper is shown in Fig. 1 (for the time being, the prefilter is ignored). The received signal which is sampled at is expressed as Publisher Item Identifier S 0090-6778(02)03510-9. 1 Prefilters that can reduce the timing jitter caused by a data pattern have been introduced in [4] and [5] .
where is the transmitted symbol, is the sampling timing phase, is the impulse response describing the cascade of the transmission filter, channel, and receiver filter, and is additive white noise with the variance . One of the timing error detectors (TEDs) in [1] , which has been recommended for practical applications and which will be considered hereafter, is represented as (2) where is the TED output and is an estimate of . Let , then .
is referred to as the timing function. The sampling phase is updated according to the following recursive equation: (3) where is a constant. When is a raised-cosine pulse, the timing function monotonically increases for and it has only one root at . In this case, in (3) tends to converge to zero for proper values of . The root of is referred to as the stable equilibrium point and is denoted by .
B. Prefiltering Received Signal
Suppose that a prefilter with the impulse response is employed (Fig. 1 ). The prefilter output can be expressed as and the TED output can be obtained by replacing in (2) with . Prefiltering reshapes the received signal. The received pulse shape is thus modified as where . The timing function is rewritten as . Using vector notations, where and . It is assumed hereafter that is monotonically increasing in and has only one root at . Then in (3) approaches , which is the stable equilibrium point of . The purpose of prefiltering is to shape the received signal so as to minimize the variance of the timing jitter at . Next, the steady-state jitter variance of the baud-rate clock synchronizer with prefiltering is derived following the procedure in [5] . 
The matrices , , 2 in the above equations are matrices of the form (7) where is the by zero matrix and is the by identity matrix. The steady-state jitter variance is given by where denotes convolution, is the impulse response of the recursive equation (4) and is expressed as , . After some calculation, is represented by (8) where is the normalized equivalent noise bandwidth of the loop.
III. PREFILTER OPTIMIZATION
Suppose that an adaptive equalizer such as a decision feedback equalizer (DFE) is employed ( Fig. 1) and that the optimal timing phase , at which the MSE of the equalizer is minimized, is known. The prefilter is therefore, designed to minimize the steady-state jitter variance in (8) under the constraint that (this leads to ). In addition, to avoid the trivial solution , it is necessary to impose another constraint. A useful constraint for this purpose is:
where , is the timing function without prefiltering, and is the root of [5] . 2 The optimization problem can be summarized as follows: 
IV. APPLICATION TO 1000BASE-T SYSTEMS
The 1000BASE-T Ethernet system bidirectionally transmits 5-PAM signals at the rate of 125 Msymbols/s through unshielded twisted pair (UTP) category-5 cables. The maximum distance between the transmitter and receiver is 100 m. The received signal is sampled at the baud rate (125 Msamples/s). In the receiver, a DFE, echo canceller, and near-end cross-talk (NEXT) canceller are usually employed. The timing functions for different channel length are shown in Fig. 2 . These functions were monotonic in and each had only one root at about . The receiver employed a DFE with 16 feedforward taps and 12 feedback taps. The DFE coefficients were optimized to minimize the mean square error (MSE) [6] . The MSEs of this DFE were numerically evaluated for various values of when echo and cross-talk signals were absent and dB. The results are shown in Fig. 3 . It can be seen that the influence of the sampling phase on the MSE is significant. For example, for the 30-m channel the difference between the maximum and minimum MSE values was larger than 5 dB. As expected, the MSEs increased as the channel distance increased. The optimal timing phase varied depending on the channel distance. For example, for the 30-m channel and for the 75-m channel. Consequently, it is impossible to design an optimal prefilter that can improve the receiver performance for all channels. Accordingly, in what follows, a prefilter was designed that optimized the timing phase of the 100-m channel, which was the worst. For the other channels, this optimization will produce a nonoptimal timing phase; however, in most practical cases, after prefiltering the MSEs should still be smaller than those associated with the 100-m channel without prefiltering. This is demonstrated through the following simulation.
Suppose that dB, , and (5-tap prefilter). For the 100-m channel, and . From (10), the optimal weight was evaluated as . The steady-state jitter variance and MSE of the DFE were empirically estimated through computer simulation, assuming that echo and cross-talk signals were absent. The results are listed in Table I . It can be seen that a considerable reduction in and MSE were achieved for the 100-m channel with the optimal prefilter: after prefiltering was about 1/20 of the original and the MSE gain was about 6 dB. Some performance improvement was also achieved for the 75-m channel. 3 However, the prefiltering somewhat increased the and MSE in the case of the 30-m channels. The largest MSE after prefiltering was 20.1 dB (50 m channel), which was 5.6 dB smaller than the largest MSE before prefiltering ( 14.5 dB, 100 m channel); therefore, the prefilter decreased the largest MSE by 5.6 dB. 4 
V. CONCLUSION
The design of a prefilter for baud-rate timing recovery was investigated. An optimization problem that minimizes the steady-state jitter variance under a constraint regarding the location of the steady-state timing phase was formulated, and a closed-form expression of the optimal filter coefficients was derived using Lagrange multipliers. The prefilter was applied to the 1000BASE-T Ethernet system. Accordingly, it was shown through simulation that prefiltering before the timing recovery can reduce the MSE of the equalizer.
